Abstract-This paper describes the performance prospect of scaled cross-current tetrode (XCT) CMOS devices and demonstrates the outstanding low-energy aspects of XCT-SOI CMOS by analyzing device operations.
INTRODUCTION
Since 1990s, various families of fully-depleted SOI MOSFETs have been proposed and extensively studied [1, 2] from various merits in the device scaling (high drivability, steep swing, less SCEs, smaller foot print and etc.). One of the authors (Omura) , on the other hand, proposed the cross-current tetrode SOI MOSFET (XCT-SOI MOSFET) for analog applications (see Fig. 1 ) in 1986 on the basis of partiallydepleted SOI MOSFET technology [3] and fundamental aspects of the device were examined experimentally. Though scaling feasibility of XCT-like devices has been studied recently [4, 5] , we expect that XCT devices will yield new applications such as medical implants, which demand lowenergy operation with high noise margin. In order to discuss those applications in detail, device models have already been proposed to perform circuit simulations [6, 7] . However, modeling an XCT device is not so easy because of the threedimensionality of its operations [3] . Recently, our group examined the device model proposed in [6] , and its usefulness was comprehensively revealed [8] . In addition, a mechanism analysis demonstrated the promise of extremely low-energy operation from scaled XCT CMOS devices [9] . This paper considers the dynamic and standby power dissipation characteristics of the scaled XCT-SOI MOSFET.
Here, first, we analyze the low-energy operation of XCT-SOI CMOS circuits; the model proposed here strongly suggests that the 'source potential floating effect (SPFE)' substantially reduces the operation power consumption. Great advantages of the design methodology are also elucidated. In addition, this study addresses the reality of sub-20-nm-long gate XCT devices and a scaling scheme to suppress the standby power consumption for future low-energy applications. 
II. DEVICE STRUCTURE AND ASSUMPTIONS FOR MODELING
The schematic device structure is shown in Fig. 1(a) . In an n-channel SOI XCT device, the n-channel SOI MOSFET and p-channel JFET are self-merged and the electron current of nMOSFET is relayed to the hole current of pJFET in series; the broken arrows reveal the current flow by the node connection of MOSFET source and JFET source. The XCT device offers negative differential conductance (NDC) in the saturation region of drain current [3, [6] [7] . The NDC successfully suppresses the SCE [8] by the effective substrate bias effect. Since the XCT device has two active body contacts (B1 and B2), from pJFET, the conventional 'quasi-static body-floating effect (QSBFE)' is eliminated automatically. Detail of device operation is described in the previous paper [5] .
In support of XCT-SOI MOSFET modeling, we have already proposed the equivalent circuit (for quasi-static analysis) shown in Fig. 1(b) . The basic feasibility of this model has been examined by circuit simulations [5, 7] . In addition, mechanisms of the low-energy operation were examined by a simplified analysis based on the model shown in Fig. 1(c) [9] , where C Gn,MOS , C Sn,BOX , C Dn,BOX and R ch,pJFET denote the gate-to-source capacitance of SOI MOSFET, the source-to-substrate capacitance of SOI MOSFET, the drain-tosubstrate capacitance of SOI MOSFET, and the source-todrain resistance of the parasitic pJFET, respectively. In the case of p-channel XCT-SOI MOSFET, we label them as C Gp,MOS , C Sp,BOX , C Dp,BOX and R ch,nJFET , respectively.
III. CIRCUIT SIMULATION RESULTS OF SOI CMOS AND XCT-SOI CMOS
Here we advance the discussion to better understand XCT-CMOS EXOR circuit features. We assume the OR-NAND type EXOR circuit that consists of 4 CMOS inverters (standard layout). We concentrate the discussion on the energy ratio of CMOS-EXOR circuits, where energy ratio (ER) is defined as the energy dissipated by the XCT-CMOS EXOR over that of the comparable conventional SOI-CMOS EXOR. Calculation results based on HSPICE [10] simulation results are shown in Fig. 2 .
First, it is seen that the ER value of 1-μm-long gate devices is almost unity regardless of the V DD value assumed. This behavior is reasonable for the following reasons. The energy dissipation of conventional devices, evaluated by the P d -t d product, is not a function of V DD due to the simple recognition of the MOS gate capacitor's charging and discharging operations. It is anticipated that the XCT-CMOS with 1-μm-long gate follows this principle. In the case of 0.1-μm-long gate devices, on the other hand, it is seen that the ER value rapidly falls as V DD rises. Since this is a very interesting result and somewhat mysterious, we discuss below a possible mechanism based on physics.
Energy ratio (ER) is defined by [9] 
where C Gn, XCT and C Gp,XCT denote the effective gate capacitance of n-SOI XCT MOS and p-SOI XCT MOS, respectively. Here we don't take account of the depletion layer beneath the buried oxide layer for simplicity. These capacitances are calculated using the equivalent circuit model shown in Fig. 1(c) as
At the low-frequency limit (ω->0), C Gn,XCT and C Gp,XCT are reduced to C Gn,MOS and C Gp,MOS , respectively, as simply expected. At the high-frequency limit, however, we have
Generally speaking, reducing the gate length (L G ) raises the operation frequency at the same supply voltage. The ER rises when the scaling is forwarded; the scaling scheme assumed here [5] slightly reduces C Sn,BOX R ch,pJFET and C Sp,BOX R ch,nJFET as the scaling is advanced. C Gp,MOS . This is equivalent to the low-frequency limit. As a result, the ER value approaches unity when the scaling is forwarded; the intrinsic advantage of the XCT-SOI CMOS is lost. For f > 1/(C Sn,BOX R ch,pJFET ) and f > 1/(C Sp,BOX R ch,nJFET )), on the other hand, we have C Gn,XCT <C Gn,MOS and C Gp,XCT <C Gp,MOS . The device operation approaches the high-frequency limit. In this case, the ER value decreases as the frequency rises. The ER value approaches zero as the supply voltage rises in Fig. 2 . It is anticipated that the depletion layer beneath the buried oxide layer reduced the parasitic capacitance of source diffusion. In order to achieve a small ER value, therefore, we have to increase the effective channel resistance of the parasitic JFET as scaling is advanced. Consequently, we can conclude that the 'source potential floating effect (SPFE)' of the source diffusion of the SOI MOSFET plays an important role in reducing the energy dissipated by XCT-CMOS devices.
IV. FURTHER SCALING POTENTIAL OF XCT-SOI MOSFET
We now investigate the further scaling potential of the XCT-SOI CMOS. The fundamental scaling scheme of the XCT-SOI MOSFET has been already studied in [8] and a 100-nm-gate XCT-SOI CMOS has been realized. However, the body doping is apt to rise up to 10 19 cm -3 because the XCT-SOI MOSFET is inherently a partially-depleted SOI device. We investigated how the XCT-SOI MOSFET can be scaled down to realize a 15-nm gate. Using 3D device simulations [11] , we simulated the performance of 20-nm-long gate and 15-nm-long-gate XCT-SOI MOSFETs under the scaled bias condition, where we assumed abrupt source and drain junctions for simplicity (see Table 1 ) in the scaling scheme proposed recently [8] . Since the previous scheme [8] can't be applied to the sub-100-nm regime, we restructured the scheme (see Table 1 ) so that devices work well. We found out that the subthreshold swing is 77 mV/dec for the 20-nm-gate device and 81 mV/dec for the 15-nm-gate device; short-channel effects are well suppressed (not shown here). However, the gate-induced drain-leakage (GIDL) current level of the 15-nm-gate XCT device is somewhat high (~10 -9 A/μm) because the device simulation assumes an abrupt junction for simplicity.
Parameters N A L G EOT t SOI t BOX V D V TH (*)
So, we introduced a 10-nm-long graded region for S/D diffusion as a 'new' scaling scheme. Simulated I D -V G characteristics of the 15-nm-gate XCT-SOI MOSFET are shown in Fig. 3 . Drain current characteristics of XCT-SOI devices with the abrupt and the graded S/D junctions are compared. It should be noted that the subthreshold swing is 65 mV/dec for the 15-nm-gate device with the graded junction; short-channel effects are well suppressed. The GIDL current level is lowered to 20 pA/μm. The most noticeable result is the improved drivability of the device with the graded junction; this is due to the remarkable improvement in carrier velocity over the whole device region (not shown here) [12] .
V. PERFORMANCE EXPECTED FROM THE SCALED XCT-SOI MOSFET
This section comprehensively examines the potentiality of the scaled XCT-SOI MOSFET. Calculated values of the oncurrent (I on ), the off-current (I off ), the intrinsic switching time (C G V D /I on ), the switching energy (E sw ), and the standby power (P stby ) are summarized in Table 2 , where it is assumed that the threshold voltage (V TH ) is 0.2 V and W G /L G = 5 independent of scaling. In addition, the SPFE is not assumed for simplicity in Table 2 . From Table 2 , we can point to the following.
(i) The graded source/drain junction improves drivability.
(ii) The graded source/drain junction doesn't always reduce the off-current.
(iii) The intrinsic switching time is degraded as the scaling is advanced if the abrupt junction is used. However, it is drastically improved because of drivability improvement seen when the degraded junction is used. (iv) The switching energy will be further reduced when DBFE is taken into account.
In order to evaluate the above aspects of the scaled XCT-SOI MOSFET, we refer to the ITRS roadmap 2011 [13] . Figure 4 shows the projected switching performance suggested by the ITRS roadmap 2011; the calculation results of various XCT devices are also plotted. Simple calculation results reveal that 15-nm XCT devices without the SPFE are identical to the Non-volatile memory device group. However, it is worthwhile to note that the 15-nm XCT device is expected to lie in the zone below the non-volatile memory zone; the SPFE should offer XCT devices with much better performance than that shown in Fig. 4 .
VI. SUMMAY
We demonstrated the low-energy operation of XCT-SOI CMOS devices scaled down to 15 nm and analyzed the key underlying mechanism. It was shown that the source-follower like operation of the XCT-SOI MOSFET dynamically reduces the effective input capacitance, and thus the energy dissipated by XCT-SOI devices. This operation should be called the 'source potential floating effect' (SPFE). It is predicted, based on a physics-based model, that standby power dissipation is sufficiently suppressed in XCT-CMOS circuits by the SPFE.
It was also suggested that such aspects are still available in the sub-30-nm gate regime. Therefore, we can state that the XCT-SOI CMOS is very promising for future extremely lowenergy circuits that are applicable to medical implant applications.
Non-volatile memory XCT devices 
